In this paper, we propose an architecture of a novel adaptive fault-tolerant approximate multiplier tailored for ASIC-based DNN accelerators.

翻译：本文提出了一种专为基于ASIC的DNN加速器设计的新型自适应容错近似乘法器架构。