As IoT and edge inference proliferate, there is a growing need for lookup-table (LUT)-based multipliers that combine a low LUT count with a high maximum operating frequency. This paper proposes a hardware-efficient exact unsigned 4 x 4-bit multiplier for AMD Xilinx 7-series FPGAs. By reorganizing the logic functions mapped to the LUTs, the proposed design uses 11 LUTs and two CARRY4 blocks and achieves a maximum operating frequency of 361.402 MHz. Among the eight evaluated configurations, it has the lowest LUT count and the secondhighest maximum operating frequency.

翻译：暂无翻译